Change PLL and VCLK configuration
Current configuration of PLL and VCLK comes with a high percentage error in tty when baudrate is 115200. Configuration should be changed such that error is minimized in tty, and no other errors occur in other modules.